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THE ADVANCED ON-BOARD PROCESSOR - AOP
1. INTRODUCTION
The goal of the Advanced On-Board Processor (AOP) development program
is to design, build, and flight qualify a highly reliable, moderately priced, digital
computer for application on a variety of spacecraft. Included in this development
program is the preparation of a complete support software package which consists
of an assembler, simulator, loader, system diagnostic, operational executive,
and many useful subroutines. The AOP hardware/software system is an exten-
sion of the On-Board Processor (OBP) 1 p 2
 which was developed for general pur-
pose use on earth orbiting spacecraft with its initial application being on board
the fourth Orbiting Astronomical Observatory (OAO-C) 3 . Although the OBP pos-
sesses the significant features that are required for space application, the OAO-C
version uses discrete integrated circuits and core memory and consequently is
rather large. When operating at 100% duty cycle the OBP is too power consum-
ing for use on many smaller spacecraft. A major purpose of the AOP develop-
ment program is to achieve significant improvement in both these areas. Com-
puter volume will be minimized by implementing the processor and input/output
portions of the machine with large scale integrated circuits. Power consumption
will be reduced through the use of plated wire and, in some cases, semiconductor
memory elements.
In review of the initial computer development effort, the design objectives
were high speed arithmetic and logic capability, a flexible input/output design,
a powerful interrupt philosophy, and ai. inherently reliable architecture. While
the first three of these features are important for application in a real-time,
time-shared operation, particular emphasis has been placed on optimizing com-
puter reliability. Catastrophic single paint failure possibilities must be avoided
if the computer is to be trusted with performing functions such as delayed com-
mand execution, data dependent command generation, telemetry format control,
spacecraft status monitoring and summary reporting, attitude control, power
and thermal subsystem control, and experiment data processing and control. It
is now generally accepted that one of the best means of achieving a high proba-
bility of success is through partitioning the computer into functional modules and
then configuring the system with standby spare modules which may be individually
activated by command from ground. This standby spare approach, coupled with
a dynamic hardware memory protection feature and the ability to arbitrarily re-
assign and reprogram any memory bank, provides the high degree of reliability
desired for the AOP system.
1
This document is intended primarily as an introduction to the AOP develop-
ment program and minute detail of logic operation is not presented; however,
sufficient information is included to fill the need of system level designers. A
description of the AOP hardware features is presented in the next section of the
report. This is followed by sections discussing support software, system re-
liability, and application considerations.
II. HARDWARE DESCRIPTION
A. General
The architecture of the AOP is based on a modular approach to provide for
standby spare redundancy. As shown in Figure 1 the system is composed of two
module types: a Processor Module which performs the instruction execution and
input/output functions and a basic Memory module which is 4096 words in size.
These modules are interconnected by means of dual redundant "data" buses which
provide the parallel data paths and control lines necessary for data transfers be-
tween storage and the processor unit. If more than one processor module are
flown, one would be in the active mode while the spare(s) would be in a standby
(unpowered) state. Normally all memory modules would be in the powered state
since internal cycle by cycle power switching, as discussed in the memory sec-
tion, results in power being consumed only by the unit addressed on a given cycle.
The nominal AOP system consists of two processor modules and a minimum
of two memory modules connected together by two data buses labeled A and B in
the figure. As shown, the processors are "doubled ported" to address eithe:e
bus as required while each memory is dedicated to a single bus.
Power converters, although not shown on Figure 1, are considered an in-
tegral part of the overall AOP system. The power converter is sufficiently re-
liable so that in many cases one unit will be adequate; however, providing one
or more backup converters ib certainly feasible. Since each application rep-
resents a sufficiently unique power converter situation, no general or nominal
configuration is suggested here.
General characteristics of the AOP are presented in Table I. The total sys-
?	 tern shown under Physical Characteristics assumes a minimum configuration of
one processor, one memory, and one lower converter.
s
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Table I
General Characteristics of the Advanced On-Board Processor (AOP)
1. Low Power - 15 watts maximum while computing (including power converter and full
memory complement) - 9 watts when halted.
2. Nigh Speed - 4 microsecond Add, 30 microsecond Multiply, 60 microsecond Divide.
3. Large Memory - Expandable in 4 K modules to 64 K x 18 bit words. (Each 4 K module
incorporates cycle by cycle power switching.)
4. 55 Instructions - 31 utilizing operand Fetch.
5. Simple to Program: (a) one double length accumulator (36 bits)
(b) one index register
(c) smooth handling of interrupts by hardware
(d) powerful bit manipulating instructions
(e) direct addressing of all 4096 words in any page.
6. Multilevel Interrupts - 16 priority interrupt levels with program control over lock-
out status and interrupt disable.
7. Direct Memory Access (DMA) - Up to 16 independent cycle steal operations time
share one DMA channel. Mw--mum 1/O rate of
100 K words per second.
8. Memory Write Protection - In orbit reprogramming dictates that storage limits must
be modifiable. Storage areas can be assigned in incre-
ments of 128 word blocks.
9. System utilizes a bus concept so that unpowered spare memory modules or proces-
sors may be flown. An automatic switch over control for real-time repair can be
readily implemented.
10. Any spare memory bank me, je used to functionally replace any other bank. The
memory bank used for fixed (Interrupt and 1/O) locations can be reassigned by
command.
Physical Characteristics
PowerSize	 Weight (may)
Power
(Foil
--- ration)
75 in 3 	4 lbs.	 b watts s watts
100 in 3	5 lbs.	 0.07 watts 4 watts*
100 in 3	51bs.	 3 watts	 5 watts
275 in	 14 lbs.	 8 watts	 14 watts
ndent since the memory units are cycle cycle power
dissipation is 0.07 watts per 4 K unit hence the absolute maximum dissipation is 4 watts + 0.07 X number
of memories or 5.12 watts worst case for a 64 K word memory.
Processor
Memory (4 K x 18)
Power Converter
Total (4 K) System
Technology
TTL- LSI
Plated Wire
Discrete
B. Processor Module
(1) Design Detail. The Processor Module is a combination of a central
processor and an Input/Output unit. In the original OBP system, these two units
were separate packages; however, close g-crutiny revealed that these two sub-
systems are so closely related functionally, especially in the interrupt handling
and I/O scheduling areas, that considerable hardware savings would result from
tneir being more closely integrated. The penalty of having a more complex basic
module was more than offset by these savings. Additionally, size, weight, and
cost factors are reduced. It should also be pointed out that although the special
interface circuitry (discussed later in this section) is unique to every applica-
tion, it can be packaged in the processor box so that each processor unit is really
a stand-alone functional unit requiring only memory. Figure 2 is a block dia-
gram of the Processor Module.
The Processor Module employs a fully parallel adder and parallel data
transfers between registers and at the Processor/Memory interface. Data words
and instructions are 18 bits in length with negative numbers being represented
in two's complement form. Addressable hardware registers include an 18-bit
index register, an 18-bit accumulator, an 18-bit extension of the accumulator,
a 4•-bit memory page register. In addition an 18-bit storage limit register
which specifies read-only sections of memory and a 16-bit interrupt lockout
register are condit iwn ally addressable by weans cf priviliged instructions.
Unaddressable registers include a 16-bit memory address register, an 18-
bit memory operand register, a 16-bit instruction counter, a 10-bit instruc-
tion register, and two 16-bit registers used for storing interrupt and cycle
steal operation requests. Included for purposes of test and arithmetic con-
trol are three 1-bit registers: decision, carry, aiid overflow.
Processor Instructions are formatted as follows:
MEMORY ACCESS
B B B B B	 B B B	 B B	 B B B B
18 17 16 15 14	 13 12 11	 10 9	 8 7
BIB
6	 5
BIB
4 3 2 1Y
5-bit	 1-bit	 12-bit
OP CODE	 Index
	 Address
NON-MEMORY ACCESS
B I B I B I B I B B	 B B	 B B B B
18 17 16 15	 14 13	 6 5	 4
I I	
3 2 1
r
5-bit	 Not Used	 Minor
OP CODE 00000	 OP CODE
5
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' As shown in Table II, there are 55 instructions, 31 of which require an op-
erand fetch.	 The other 24 instructions have a minor operation code in the ad-
dress field of the instruction word. 	 With 12 bits of address ay..ilable, 4086 mem-
ory words are directly addressable. 	 Memory size as large as 65,536 words
requires a 4-bit page register which can be loaded and stored under program
t control and which is appended as the four high-order bits to the 12-bit address
field to form a full 16-bit address. If the subscriptbit (13) is set to a 11 1 11 , the low
order 16-bits of the subscript register are added to the address to form an ef-
fective address.	 All transfers are indirect such that pointers which are subject
to change may be stored in data portions of memory.	 This obviates the need for
write cycles in the protected program portions of memory.
(2)	 Special Features for Space Applications. 	 There are 16 individually
armed priority interrupts which allow asynchronous spacecraft events to gain
access to computer operation at event dependent intervals. 	 Although the 16 levels
of interrupt sire important to spacecraft design, the more significant aspect is
the method of interrupt processing. 	 The interrupt handling logic is designed so
that when an interrupt is honored three critical registers are automatically saved
arA initialized to new values from fixed memory locations (completely independ-
ent of program operation). 	 These are the Instruction Counter (sometimes called
'P' register), the Interrupt Lockout or "mask" register, and the Storage Limit
register which allows the incoming program a limited area of memory in which
' it will be allowed to store data.
	
The hardware handling of these register ,.q is
important in providing security of program execution in a long term unattended
environment.	 Secure entry and exit from interrupts is assured since the fixed
memory areas used for both 'old" and "new" register values may be protected
from "inadvertent" program modification (i. e. , only the interrupt hardware is
allowed to write in these areas).
	
This is considered essential, especially in the
long term unattended space environment where occasional memory errors,
glitches, or transients must be considered a certainty rather than a remote pos-
sibility.	 The philosophy here is that the computer will be forgiven for an oc-
casional wrong answer if it returns to output good answers. 	 As a corrollary to
this, all critical decisions should be based on several right answers rather than
one.	 Having the hardware automaticaily handle the mask and storage limit reg-
inters, additionally serves to simplify the ground rules under which the various
x	
' programs must operate and assures, for in stance, that when the executive pro-
gram (exec.) is interrupted it will again regain control in spite of program bugs
` in the lower program areas. 	 The exclusive use of an interrupt -like instruction
(i.e. , EXIT or RESUME) by the exec. as it branches out to "workers" extends
all of these features downward to the worker programs — this can be important
in a multi -programming situation where it is impossible to validate all programs
in all modes of operation under all combinations of circumstances.
	
The modifi-
^tii,.,. cation of the storage limit register provides for not only the protection of program
.	
M.
s,2ti
Table IIA
AOP Instruction Set
Minor OP Codes (Non-Memory Reference)
I
OP Code Mnemonic (Microseconds) Description
000000 HLT 3 Halt
000001 TOV 3 Test Overflow
000002 ITOP 3 Pass - No OP
000003 IGZ 3 Test Sign of ACC
000004 NEG 6 Negated
000005 IOP 22 Test ACC for Odd Parity
000006 ADC 4 Add Carry
000007 ROV 3 Reset Overflow
000010 CMP 6 One's Complement of ACC
000011 ISS 6 Increment if 0 0, if = 0 set D
000012 LPD 3 Load Page
000013 LDD 3 Push D into extension
000014 NORM 4* Normalize ACC and EA
000015 IEA 6 Increment EA if 0 0, if = 0 set D
000016 EXIT 36 Transfer as on interrupt
000017 CPD 3 Complement D
000020 SIO 3 Set Int. Override
000021 IEZ 4 Test: ACC = 0
000022 F LP 3 Reverse ACC Bits
000023 RED 3 Reset D
000024 RIO 3 Reset Int. Override
000025 ACX 8 Exchange Acc. and Index
000026 AEA 8 Exchange Acc, and Extension
000027 EAX 8 Exchange Extension and Index
'a
Y
b
*Add 1 microsecond for each place shifted.
8
Table IIB
AOP Instruction Set (continued)
Major OP Codes (Memory Reference)
OP Code Mnemonic (Micros
Time
 
onds) 1) Description
02 ADX 4 Add to Index
04 ADD 4 Add
06 BRM 8 Branch and Mark Place
10 STE 6 Store Extension In
12 LDI 6 Load Indirect
14 SHF 5(2) Shift
16 OPT 6 Output To (Device)
20 LDA 4 Load ACC
22 XNGT 4 Test Index S (Eff. Add)
24 SUB 4 Subtract
26 1LT 4 Test ACC < (Eff. Add)
30 ETR 4 Extract - Mask
32 STI 8 Store Indirect
34 CYC 5(2) Cycle
36 DSH 5(2) Double Shift
40 LDL 4 Load Operand Address
(1) For indexing, add 2 microseconds to all major Op Codes.
(2) Add 1 microsecond for each place shifted.
I
9
Tabis IIB
AOP Instruction Set (continued)
Major OP Codes (Memory Reference)
I
OP Code Mnemonic (Microseconds) (1) Description
42 BRC 4 Branch Conditional
44 MU L 24 +B (3 ) Multiply
46 IE T 4 Is Equal To
50 MRG 4 Ored With - Merge
52 LDE 4 Load Extension
54 LDX 4 Load Index
56 DCY 5(2) Double Cycle
60 STA 6 Store ACC
62 BRU 4 Branch (Unconditional)
64 DIV 58 Divide
66 IGT 4 Ts Greater Than
70 FOR 4 Exclusive Or
72 TIN 22 Resume From - Terminate Int.
74 STX 6 Store Index
76 IPF 6 Input From (Device)
(;) For indexing, add 2 microseconds to 311 major Op Codes.
(2) Add 1 microsecond for each place shifted.
(3) B is number of ones in multiplier.
10
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areas but also for the protection and therefore exclusive use of certain data areas.
Thus, the area where delayed commands are stored by the executive program
cannot be altered by any other program although other programs may utilize
memory area nearby. In addition, the flexibility of dynamic storage pro-
tection allows for major program modifications from time to time while in orbit
to accommodate new programs, program changes, data requirements changes,
or mr.mory unit failures which are also certain to occur at some time. This
feature, however, does not preclude the possibility of using either hard wired
memory lockout or read only memories for those extreme applications where
permanent memory protection is necessary.
In addition to the asynchronous events which require program interruption,
there is a great deal of data acquired and generated on bu. rd at various rates
which should be transferred to and from computer memory without disturbing
program execution. For example, data occurring at the command rate, telem-
etry rate, spacecraft spin rate, attitude control update rate, and experiment
event dependent rate — all asynchronous relative to computer instruction exe-
cution rate — must be handled smoothly and efficiently. Program independent
data transfers are accomplished by the AOP through the use of buffered I/O
channels which operate in a cycle steal mode and time share a single set of Di-
rect Memory Access (DMA) hardware.
Cycle steal addressing and control is one area of the I/O where considerable
modifications of the OBP concepts have occurred. Botb in order to expand the
cycle steal capability and at the same time to considerably reduce the hardware
required for this function a new approach of utilizing memory for I/O control
was taken. Drawing on the interrupt technique, an area of memory is set aside
to hold the necessary information relating to each of 16 independent cycle steal
operations. Control ' -)gic (nearly identical to that used for interrupts) estab-
lishes priorities and selects which of the 16 devices is to be given control for
the next input or output operation. If device 'n' requests a buffer operation and
the request is granted a unique block length and storage address are retrieved
from memory and the following sequence of events occurs: (1) the block length
is retrieved from memory, (2) the block length is dncremented anti stored back
in the memory, (3) the storage address is retrieved, (4) a data word is input or
output to the indicated address, and (5) the storage address is incremented and
stored back into memory. A CPU memory request (if present) must be honored
before a second cycle steal operation is allowed to proceed. The cycle steal op-
eration requires a total of 5 memory cycles giving a maximum burst rate of ap-
proximately 100 K words per second for a single channel operation. If the CPU
was also busy this rate would drop to around 80 K words per second. It is im-
portant to note that the CPU (program execution) cannot be locked out by a faulty
or busy I/O although it can be considerably slowed down (by perhaps 50%). This
11
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is due to the slowneLa in getting requested memory cycles. On any cycle steal
operation the block length may go to zero thus terminating the honoring of further
requests for that device. In addition a special pulse is sent out to the I/O along
with the last acknowledge signal so that a CPU interrupt may be set to signal the
program that this buffer operation is complete. The program maintains com-
plete control of all I/O operations by modifying the previously mentioned block
length and storage address areas of memory and also may modify a mask regis-
ter (ASR) for independently activating or deactivating any of the 16 1/0 devices.
The hardware for these 16 buffer control operations is ar. integral part of the
basic processor unit; expansion to 32 or more buffer controlled channels can
be accommodated.
A bus controller located in the processor module performs the function of
scheduling the operation of memory since the I/O and CPU both require use of
the memory data bus and only one may use it at a time. To maintain control in
event of malfunction, both I/O and CPU may be pre-empted by the ground com-
mand link for purposes of memory loads or dumps. This capability need only be
used when initializing or reloading the entire memory with program code. At
other times, when normal computer operation exists, all input or output of data
would occur under supervision of the computer itself, either through the I/O in-
structions (program control) or cycle steal buffer control.
C. Memory Module
The random access memory modules for the AOP will be 4096 x 18 bit word
plated wire memory units. The memories will feature cycle by cycle power
switching, have a 600 nanosecond access time, and a 2 microsecond cycle time.
They are non-volatile and read out is non-destructive. Table III summarizes
these and other key features and includes, for comparison purposes, the cor-
responding characteristics of both the existing core memories to be flown on
OAO-C and a proposed future semiconductor memory yet to be developed. As
shown in the table, the major advantages of the plated wire versus the core
memory is the decrease in power demand from 35 watts to 5 watts and the ex-
pected increase in MTBF. The latter is largely due to thA fewer and lower power
components of the plated wire units.
Cycle by cycle power switching reduces the power dissipated in the non-
addressed memory units to 70 milliwatts which means that up to 16 memory
units may be flown increasing the memory capacity to 64K words with only a
moderate increase (1.2 watts) in the total power budget.
For future systems applications, several promising semiconductor mem-
ories (mostly of the C-MOS type) are being investigated. These would provide
significant size and power improvements although, at present, lack of flight quali-
fied circuits is the pacing factor. In addition, the fact that they are volatile
f.
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(i. e. , lose data on loss of power) must be considered in system design and
might present limitations in some applications.
D. Special 1/0
The mission's unique command decoding and all special interface logic re-
quired to establish communication between the AOP and the particular space-
craft svbsystems including interface circuits are contained on a separate board
called the Special I/O (Block Diagram shown in Figure 2). The processor tint-
ing can be provided either by a spacecraft clock input (in the vicinity of 4-5 MHz)
or an internal oscillator which can be included in the Special I/O. The basic
processor contains the logic to convert this signal to a two phase clock.
Since most data is transferred serially across the interface boundary a ma-
Jor task of the Special I/O is the conversion of data from the serial to the para-
llel (computer) format and vice versa. In addition, the portion of the hardware
controlled memory load and dump capability which is peculiar to the command
and telemetry formats of each mission is implemented in this special area. In-
asmuch as the logic of the Special I/O has a considerable interface directly with
the AOP memory data buses and I/O control logic, it is important that it be closely
integrated with the basic processor and therefor;, provision has been made for
them both to be mounted in the same container. The interface lines can then
simply be made by means of a short flex cable instead of requiring connectors
and external cable runs.
Considerable emphasis is placed on the adequacy and adaptabililty of the
Special I/O design because of its importance to mission success. Experience has
shown that sufficient room for expansion must be provided in order to accommo-
date the constantly growing demands placed on the computer system as the space-
craft development proceeds from design to operational hardware.
E. AOP Implementation
Future mission requirements indicated that improvements in size, weight,
power consumption and hardware cost of the OBP were required. The
memory technology did not offer hope of significant reductions in this area in the
immediate future except for the very expensive semiconductor types and these
could only be used where their volatility could be tolerated. Therefore, a very
hard look was taken at the CPU-I/O modules with regard to possible reductions
since they represented about 50% of the hardware (cost and size). A two-pronged
study was launched with the goal of reducing hardware by logic simplification and/or
elimination alongwith evaluating the feasibility of convertingfrom small scale in-
tegrated circuits tc large scale integrated circuits. Several hardware modifi-
cations resulted which tailored the machine more to the problems actually
14
encountered on OAO-C. This produced a net reduction in hardware. The two
major changes were the addition of two indirect addressing instructions and the
simplification of multiply and divide operations to straightforward fractional
arithmetic algorithms. Redesigning the I/O and combining it with the CPU, also
resulted in significant hardware reductions.
The components study resulted in the selection of the newly developed Cus-
tom Metalized Multigate Array (CMMA). This is a Jet Propulsion Lab. spon-
sored program to develop a custom LSI chip containing 116 bi-polar gates. These
devices are manufactured by Harris Semiconductor in accordance with JPL Spec-
ification CS-504841, dated January 20, 1971. The basic processor will be built
using approximately 66 devices of 26 chip types. All logic will be performed by
arrays of three input NAND logic gates which can be interconnected in any manner
using a second layer of metallization. The crossing of signal lines is facilitated
by pre-defined "cross unders" provided by the first layer of metallization which
also performs the required interconnections of active devices to form the gates.
Power connections to individual gates are made on the custom second level met-
allization so that unused gates may be left unpowered. The devices may be used
like any bi-polar logic applying the familiar TTL logic rules with very few new
considerations. The devices are mounted in standard 40 lead flat packages. The
Interconnect of the approximately 66 LSI packages will be performed by two mul-
tilayer boards approximately 5" x 9" each. These two boards will then be joined
back to back and inter board connections made via plated-through holes. A con-
nector or flex strip along a common edge will provide connections to the outside
world (normally a special interface board will be mounted within the processor
box). The card size and chassis have been influenced by the need to stack all
units, memories, processors, and power converters, in some applications. A
typical AOP stack is shown in Figure 3.
III. SUPPORT SOFTWARE
The AOP support software package consists of an assembler, loader, and
simulator. These programs are embedded in a flexible control language. The
entire system is a link structured Fortran program with minimal use of assembly
language. Hence the system is easily converted to machines other than the XDS
920. Minimum configuration is an XDS 920 with 16 K of core, 4 tape drives, card
reader, and printer.
The assembler provides a full range of user services as well as a procedure
capability. The assembler is most closely related to Meta symbol on XDS equip-
ment or SLEUTH on Univac equipment.
15
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The relocatable loader loads absolute/rolocatable code or data linking the
various specified modules and resolving external references. Although all code
is packed together after loading, the Relocatable Loader has two modes of oper-
ation with respect to data: (1) data can be packed into consecutive locations, or
(2) data for each module can be loaded in 128 word blocks to support the Test
Executive storage protection feature. Output of the loader is an absolute core
'	 image tape suitable for loading directly into the AOP using appropriate Ground
Support Equipment.
The simulator provides extensive timing and debugging facilities. The sim-
ulator package contains an interactive program which simulates the computer
console to provide the instruction step function with register readouts. The sim-
ulation is slow (due mainly to the 8 microsecond cycle time of the XDS 920).
Hence it is useful only for checking out programs in small increments and in
cases where an AOP is not readily available.
N. RELIABILITY
A. Component Level
The first concern in building a reliable system is to design it in the simplest
possible manner utilizing the fewest possible components. Minimization of in-
terconnections is also important but with the advent of LSI wherein most of the
interconnection is done "on-the-chip" this factor is not nearly as significant as
it once was. The reliability of the basic components, the building blocks of the
system modules, is of paramount importance. The use of new LSI components
in the AOP has introduced an unknown into the reliability equation. However,
the impact of this is minimized by the fact that this component is built usingwell
proven processes. Both the active devices (which have seen wide usage on a
smaller scale) and two layer metallization technology (which has undergone ex-
tensive evaluation) have demonstrated a-very high reliability. The combination
of the two technologies into a larger geometry LSI device is proceeding on sched-
ule. A demonstration run on the pilot production line has demonstrated a satis-
factory yield of devices. The final phase in the development of the LSI compon-
ents, the high reliability screening of several pilot production runt, is now in
progress. The goal of this development program is to provide components for
the Grand Tour (JPL) program requiring a ten-year mission life.
B. System Level
The approach taken to system reliability is largely dictated by the mission
constraints. If the mission is of very short duration, such as a planetary fly by,
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then the objective should be to get there with an operating system; reconfigur-
ation of available components into a working system could be accomplished just
prior to the event. Whether the reconfiguration occurs automatically or by ground
operations may simply depend on whether ground contact exists. 	 Another sit-
uation may require 100% computer operation for an extended period in which
case a micro second switchover to a completely new standby system might be
required — this dictates that a completely parallel software and hardware sys-
tem be standing by and therefore eliminates the spare module approach. Spare
A modules might be included within each of the parallel systems 11u3 would not con-
tribute to the prime operational concern. 	 In this situation considerable attention
must be given to the maintenance of the software in the standby unit and to the
transient effects of the switchover on control systems and the like since it may
take the new operating system time to become aware of spacecraft status.
. For earth orbiting spacecraft the most common situation is the requirement
t ,) maintain system effectiveness for an extremely long period (five to ten years)
' with operational status being maintained by many reconfigurations of spacecraft
equipments.	 It is then only necessary to maintain a safe standby conditionwhile
system reconfigurations occur usua "v under ground control. 	 In all cases, a
' means external to the computer must be employed to evaluate its go/no-go con-
dition and act accordingly. 	 The usual criteria for such a check is to ask the com-
puter "How are you feeling?" and if it either fails to answer or answers with
¢ anything but "I'm feeling fine" the assumption is that trouble exists and steps
to correct the situation or at least remove the system from active status are
` taken.	 This is a reasonably safe assumption if the steps which the computer
must take to arrive at its "I'm feeling fine" decision are exhaustive and
conclusive.
.,. At the system level the probability of mission success can be improved either
by connecting two or more simplex systems in parallel (this is the configuration
allowed by computer designs available today), or by adding redundant modules
in parallel with the simplex systems modules to form a duplex system (this is
the configuration allowed by the AOP architecture).	 The reliability models of
each of these configurations are depicted in Figure 4. 	 Assuming an application
requiring 8 K words of memory and an equal mean time between failure (MTBF)
for individual modules, relative success probabilities as a function of time have
been calculated and are plotted in Figure 5. 	 From these curves it can be seen
that with the same amount of hardware the duplex (AOP) configuration is nearly
." twice as reliable as the dual simplex design. 	 In addition, since the AOP mem-
ories have the power switching feature all four units of the duplex system includ-
~ ing spares are available for use early in the mission.	 This effectively increases
f',
the memory size for non-critical tasks without cost to the system.
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Figure 4. Reliability Models
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With the module/data bus approach any of the possible system configurations
may be utilized depending upon the particular circumstances of each application.
Several approaches to reliability of the AOP have been studied and are reported
in detail in References 4 and 5.
V. APPLICATION CONSIDERATIONS
The OAO-C mission will be the first in a series of appliL?tions of large scale
on board computers to the solution of scientific spacecraft commu,,J and control
problems. Few future satellites will fly without computers. The trc-xnendous
strides made in LSI and the reliability of computer lug s n and memories have
made it difficult to justify the use of fixed logic even on the si. aller satelllites.
The programmability of the computer provides two overwhelming advantages
over fixed logic: first, the amount of logic flown on the total spacecraft can, usu-
ally be decreased several times over because U%c eornputer time shares the same
logic for many tasks and, secondly, the way a task is performed ar even whether
it is performed can be easily modified at any time in the missio.l . 7111s means
that control functions or modes can be Pstablished after orbital experience is
gained — this is especially important to new spacecraft. In addition, the tre-
mendous capability for calculations and decisions opens up a whole new cra. of
spacecraft operations wherein most of the day-today routine operations can be
performed with very minimal ground support. Ground data processing can be
reduced by two factors: the amount of experiment data gathered can be reduced
by recording data only during significant events and/or according to complex
algorithms and by doing data summarizing and other processing on board; in
some instances these factors could obviate the need for a tape recorder by re-
ducing the required storage capacity to within range of a large non-mechanical
memory. In the area of special operations the computer can have many different
command or experiment sequences which can be entered the instant a special
event is recognized, whereas, in the past, only those events which could be pre-
cisely anticipated or which happened to coincide with a real time operations pass
could be treated in a special manner.
To demonstrate how a computer may be interconnec ts-;9d on a spacecraft in
a surprisingly simple manner and yet be adequately interfaced to perform all of
these functions the following example is presented. As shown in the generalized
block diagram of Figure 6, a typical system consists of a central computer that
can communicate with the complete spacecraft by being connected only to the
command and telemetry subsystems. Briefly described, the command input line
is used for loading of computer program and delayed commands. The command
output lino allows the computer to execute delayed commands as a function of
onboard events or spacecraft time. This output may Also be used for transferring
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computer generated control functions and attitude control error signals to ap-
propriate subsystems via remote command decoders. Notice than analog control
signals may be derived from digital-to-analog converters which can be rather
arbitrarily placed at decoder outputs.
The interconnection with remote multiplexers of the telemetry subsystem
allows the computer to not only have access to all onboard data but also to con-
trol the telemetry format. Generally there will be a baseline telemetry format
controlled by multiplexer channel addresses derived from a Read Only Memory
(ROM); however, computer generated formats would be ideal to optimize the
telemetry system to varying- experiment and spacecraft configurations which
may be pre-planned or the result of onboard failures.
}L,w
P.
#3^
On the surface, the combined command and telemetry interface discussed
allows the computer to serve as a stored command processor, a telemetry for-
mat controller, and a spacecraft data monitor. More significantly, however,
this interface allows the computer to provide closed loop control of spacecraft
attitude, power, temperature, and experiments.
Another possible input to a central computer may be wideband data from
one or more ex.periments. In this case the computer may be required to either
compress or process the data for later transmission to ground as well as use
the data as additional basis for experiment control.
The last computer output shown on the block diagram is the line used for
memory dump to the transmitter. This function is required for a variety of rea-
sons: computer program verification, processed or compressed data dump,
and summary message dump. Generation of summary messages could be one
of the more important computer assignments in that it can provide a control cen-
ter operator with a summary of current spacecraft status and a 'quick look' his-
tory of spacecraft activity since the last communication with the operator. Hav-
ing access to this information early in the pass could be very valuable to both
spacecraft maintenance and experiment scheduling.
Table IV attempts to summarize some of the many areas where the computer
can contribute new or enhanced operations capability on future satellites. It
should be emphasized that this is an incomplete list and in fact is growing every-
day as new experience is gained on present day computerized spacecraft. One
of the major lessons learned in early space efforts has been that spacecraft can-
not remain fixed from mission to mission even within the same series. In fact
complete reconfiguration on orbit could increase the mission return to the point
of obviating additional missions. Built in flexibility via programmability is
therefore an absolute must and for this requirement the computer is uniquely
equipped to make an invaluable contribution.
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fTable IV
List of On-Board Computer Functions
Command Handling
1. Storage for Delayed Execution
a.	 Long Term Schedule
b.	 Special "Scratch Pad" Requests
2. Execution of Stored Sequences
3. Execution of Data Dependent Commands
Data Handling
1. Format Control
2. Data Compression
3. Status Summary
4. Operations Summary
5. Limit Checking
Spacecraft Operation
1. Emergency Control Sequences
2. Failure Workarounds
3. Thermal Control
4. Power Scheduling
5. Array/Regulator Control
6. Attitude Control
a.	 Stabilization
b.	 Pointing/Maneuvering
c.	 Momentum Management
7. System Test and Diagnosis
Experiment Operation
1. Event/Data Dependent Control/Commands
2. Routine Experiment Mode Control and Operation Scheduling
3. Test and Diagnosis
4. Sensor Stimulation and/or Calibration
5. Data Processing
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